



Energy-efficient data processing in smart networks

Jörg-Peter Elbers, SVP Advanced Technology

Networld2020 Stakeholder Workshop, Dresden, Oct 2nd 2019



ADVA at a glance



Background

- Headquartered in Munich, Germany
- Founded in 1994, > 1,850 employees
- Over EUR 0.5 billion turnover



Our vision


Virtualization and software are keys to differentiated solutions, but hardware will remain strategically important



Our mission

Being your trusted partner for connecting, extending and assuring the cloud


Open optical networking



Packet edge & NFV



Network synchronization



Innovation – speed for customers – trusted partner

Smart networks - Bringing ICT together



zero-touch
operation



instantaneous
response



access
anywhere




intrinsic
security



sustainable
capacity growth

ICT energy consumption is raising



"Management is doing things right; leadership is doing the right things."
Peter Drucker


Source: Heise Technology Review 7/2019

Data: A. Andrae, DOI: 10.13140/RG.2.2.25103.02724

We need to drive more efficiency AND new approaches

Microprocessor scaling continues ...


42 Years of Microprocessor Trend Data



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten
New plot and data collected for 2010-2017 by K. Rupp
<https://www.karlrupp.net/2018/02/42-years-of-microprocessor-trend-data/>

Most recent advances by increasing the number of cores

... yet processor performance saturates



Source: J. L. Hennessy, D. A. Patterson, Communications of the ACM, 2019, Vol. 62, No. 2

Diminishing returns from parallelism


General purpose CPU architecture not optimized for data-heavy tasks

CISC: Complex instruction set computer
RISC: Reduced instruction set computer
GPU: Graphics processing unit
TPU: Tensor flow processing unit
FPGA: Field programmable gate array


Trend to domain-specific architectures (GPUs, TPUs, FPGA accelerators, ...)

Some examples

Cloud TPU v3 Pod (Beta):
100 PetaFLOPS, 32 TB HBM, 2D mesh network (ring)



Cloud TPU v3



Source: Google

Google Edge TPU



Adaptive Compute Acceleration Platform

TPU: Tensor Flow Processing Unit
HBM: High Bandwidth Memory

First FPGA Introduced



1985

First Virtex FPGA



1998

Virtex-2 Pro



2001

First 3D FPGA & HW/SW Programmable SoC




2011

First MPSoC & RFSoc




2016 / 2017

ACAP




2019

Source: Xilinx



SoC: System on Chip
MPSoC: Multi-Processor System on Chip
RFSoc: Radio Frequency System in Chip
GPIO: General Purpose I/O

Communication challenges increase





Source: Finisar


"In parallel processing,
1Mbps of I/O is required
for every 1MHz of
computation."
*Amdahl's
lesser known law*


High-bandwidth and low power connectivity is needed


Deep-dive: Flexible coherent optics






100G...600G
Channel rate - flexible wavelengths


Shaping - channel adaption


Modulation - with fractional QAM


400-1200G
Channel capacity - multiple lambdas


Modulation speed - tunable Baud rate


FEC- ultimate gain and options

The gold standard in WDM networks at 100Gbps and beyond


Coherent optical DSP evolution

Year	2010	2012	2014	2016-17	2018-19	2020-21
ADC/DAC PARAMETERS				Next Generations		
POWER (MAX)	<2W/channel	<1.5W/channel	~1W/channel	<1W/channel	<<1W/channel	TBC
RESOLUTION	8-bit	8-bit	8-bit	6-8-bit	6-10 bit	6-10 bit
CONVERSION RATE	56GSa/s	55-65GSa/s	55-92GSa/s	34-128GSa/s	34 to >140GSa/s	34 to >160GSa/s
ENOB	5.5	>5.7	>6	5.5 to 6.5	5.5 to > 8.5	5.5 to >8.5
BANDWIDTH (-3dB)	>16GHz	>19GHz	>26GHz	>35GHz	>42GHz	>49GHz
ASIC RELATED						
TECHNOLOGY*	65nm CMOS	40nm CMOS	28nm CMOS	16nm FinFET	7nm FinFET	5nm FinFET
DIGITAL GATES (DSP)	>50M	>70M	>200M	>400M	>1000M	>1500M
ADDED FEATURES	-	-	1/2 & 1/4 rate, ASV	1/2 & 1/4 rate, ASV	1/2 & 1/4 rate, ASV, others	1/2 & 1/4 rate, ASV, others
PACKAGE SIZE	35x35mm	37.5x37.5mm	37.5x37.5mm	25x25mm	≤25x25mm	≤25x25mm
COHERENT APPL.	100Gbps	200Gbps	400Gbps	400Gbps ≤1Tbps	≤2Tbps	≥2Tbps

Leading edge CMOS technology


Leverage for future radio modems?

ASV: Adaptive Source Voltage



Source: Socionext, 2019

Integrated coherent TX-RX optical subassembly



TIA: Transimpedance amplifier
TEC: Thermoelectric cooler



IC-TROSA type 1 SMT package (reflow-soldering capable)



Electro-photonic integration 2.0

Silicon as base platform

InP quantum-dot based laser/amp integration



New modulator materials



DSP co-integration

Electro-photonic integrated circuit on Silicon:
Coherent Modulator+Driver+Receiver



Pluggable interface



ePIC process
(SiGe BiCMOS & Silicon Photonics)

Non-hermetic, uncooled optical transceiver chiplets


Optical & electronic integration benefits



Source: Acacia Communications, 2019

Lower footprint, lower power, lower cost per bit

WDM transport platform evolution



FSP 3000 TeraFlex™

3.6 Tb/s capacity
<0.25 W/Gbps



Increasing capacity while lowering the energy per bit

From chip to chiplet integration

PC-CENTRIC

TRANSISTOR SCALING & MONOLITHIC INTEGRATION



One process design point for all products
Monolithic integration
Product restricted by reticle

DATA-CENTRIC

HETEROGENEOUS PROCESSES & INTEGRATION



Multiple processes optimized for individual IPs
Multi-chip integration with advanced packaging
Product unconstrained by reticle


Source: Intel, 2019

Systems in a package (SiP) comprising different building blocks


Optical transceiver chiplet integration

Next generation Top-of-Rack (ToR) switch


Switch-to-Optics Options



Source: Acacia Communications, 2019



100G intra-office transceiver
Monolithic ePIC chiplet



Source: Sicoya, 2016

See also:

<https://www.facebook.com/CoPackagedOpticsCollaboration>

Co-packaging optics with switch, routing, or processing dies

Main take-aways

Efficient data processing will play a key role in future networks

Domain-specific architectures and the right level of integration are necessary

Optical connectivity will play an increasing role

Network, system, and component research need to go hand-in-hand

Research areas (architecture & design, hardware, software):

- Novel SiP/SoC approaches (multiple technologies, heterogeneous materials)
- Advanced (optical) transceiver chiplets and related digital signal processors
- Optical-wireless integration (analog/digital) towards “optical radios”
- New processing nodes for edge applications (AI inference, video pre-processing, ...)
- HW-based security functions



Thank you

jelbers@advaoptical.com



IMPORTANT NOTICE

The content of this presentation is strictly confidential. ADVA Optical Networking is the exclusive owner or licensee of the content, material, and information in this presentation. Any reproduction, publication or reprint, in whole or in part, is strictly prohibited.

The information in this presentation may not be accurate, complete or up to date, and is provided without warranties or representations of any kind, either express or implied. ADVA Optical Networking shall not be responsible for and disclaims any liability for any loss or damages, including without limitation, direct, indirect, incidental, consequential and special damages, alleged to have been caused by or in connection with using and/or relying on the information contained in this presentation.

Copyright © for the entire content of this presentation: ADVA Optical Networking.

